M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M34225M1-XXXSP/FP and M34225M2-XXXSP/FP are single-chip 4-bit microcomputers which utilize CMOS technology. All are housed in a 30-pin shrink plastic molded DIP or 36-pin shrink plastic molded SOP, and contain a 9bit timer, two 8-bit timers/event counters, an 8-bit timer, an A-D converter, and a serial I/O. The differences between the M34225M1-XXXSP and M34225M2-XXXSP are noted helow.

Type name	ROM Size	RAM Size
M34225M1-XXXSP	1024words×9bits	64words×4bits
M34225M2-XXXSP	2048words×9bits	128words×4bits

The differences between M34225M1-XXXSP and M34225M1-XXXFP are the package outline and power dissipation (absolute maximum ratings).

The following explanations apply to the M34225M1-XXXSP. Specification variations for other chips are noted accordinaly.

FEATURES

- Number of basic instructions ------ 77 Memory size ROM 1024 words×9 bits (M34225M1-XXXSP) 2048 words×9 bits (M34225M2-XXXSP) RAM----- 64 words X4 bits (M34225M1-XXXSP) 128 words×4 bits (M34225M2-XXXSP)
- Instruction execution time1µs (one word instructions, at 4MHz frequency)
- Timers Timer 1 : 9-bit timer Timer 2: 8-bit timer/event counter (with a reload register)

Timer 3: 8-bit timer/event counter (with a pulse period measurement register)


Timer 4:8-bit timer

(with a reload register)


- Interrupt············4 types(external timer 1 or serial 1/O, and timer 2), 1 level Subroutine nesting ------4 levels
- Analog inputs (Port K) -----2 I/O ports (Ports D, F, S)------17 Timer I/O port (CNTR) ------1 ● 'A-D converter ······ 8-bit successive approximation Serial I/O 8-bit×1
- Built-in feed back resistance for clock


APPLICATION

Washing machine, Rice cooker, Camera, Office automation equipment, Copying machine, Medical instruments, Learning equipment, Toys









M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M34225M1-XXXSP/FP and M34225M2-XXXSP/FP

	Parameter		Functions			
Number of basic instructions	ing in the second of the secon		77			
Instruction execution time			Tus (one word instructions, at 4MHz frequency,			
The delication of the control of the	Clock frequency		400kHz~4MHz			
Clock	Clock generating circuit		Built-in (externally connected ceramic resonator, built-in feed back resistor			
		M34225M1-XXXSP/FP	1024wordsX9bits			
	ROM	M34225M2-XXXSP/FP	2048words×9bits			
Memory size		M34225M1-XXXSP/FP	64words×4bits			
	RAM	M34225M2-XXXSP/FP	128words×4bits			
	70	1/0	1-bit×9			
	F	1/0	4-bit×1			
	S	1/0	4-bit×1			
Input/Output ports	K	. ↓ Input	2 (analog input), 2-bits×1 (digital input			
	CNTR	1/0	1-bit×1			
	INT	Input	1-baX1			
	· '''''	D.S	12V (max)			
	Input/Output voltage	F	10V (max)			
Input/Output	Input voltage	K	5V (max.)			
characteristics		D. S	12mA (avg.)			
	Output current	F	5mA (avg)			
A-D converter	· · · · · · · · · · · · · · · · · · ·	•	Built-in (absolute accuracy ±3LSB 8-bit successive approximation			
AND			8-bit×1			
Serial I/O	Timer I		9-bit timer, fixed division			
	Timer 2		8-bit timer/event counter with an 8-bit reload register			
Timers	Timer 3		8-bit timer/event counter with a pulse period measurement register			
	Timer 4		8-bit timer with an B-bit reload register			
Carlo car of a contract			4types external timer 1 or serial I.O and timer 2			
Interrupts	Types Nesting		level			
C. Landing and the	response -	•	flevels '3levels, when an interrupt is used or TABPp instruction is executed			
Subroutine nesting	M34225M1-XXXSP. M3	4225M2-XXXSP	30-pin shrink plastic molded DIP			
Package	M34225M1-XXXFP, M3		36-pin shrink plastic molded SOP			
	MUNICEUM ITANACE, MIL		5V (typ)			
Supply voltage Power dissipation			17.5mW typ I X., =4MHz at normal operation			

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/ Output	Functions
VDD	Supply voltage	1	Connected to +5V power supply.
Vsa	Ground		Connected to 0V power supply.
D _o ~D _s	I/O port D	1/0	Each pin functions as an 1-bit unit output or input This port is turned to an input enabled state when the output latch is set to "1". The output structure is M-channel open drain.
F ₀ ~F ₃	I/O port F	1/0	This port functions as a 4-bit I/O This port is furned to an input enabled state when the output tatch is set to "1". When senial I/O is used. F ₆ . F ₁ , F ₂ , and F ₃ work as \$\overline{S}_{ROY}\$, CLK, S _{OUT} , and S _{IN} pins, respectively. The output structure is N-channel open drain.
K₀~K₁	Analog input port K	input	This port functions as an input for A-D converter, and can use as a 2-bit normal input port.
S ₀ ~S ₃	I/O port S	1/0	This port functions as a 4-bit input. This port is turned to an input enabled state when the output latch is set to "1". The output structure is N-channel open drain.
CNTR	Timer I/O	1/0	This port has an input function for the event count of timer 2 and timer 3, or an output function for the over- tiow signal of timer 2. Both of these functions are selected by software. The output structure is N-channel open drain.
INT	Interrupt input	Input	This is an interrupt imput pin.
RESET	Reset input	Input	To enter the reset state, this input pin must be kept at a "L" for more than one machine cycle.
XIN	Clock input	Input	These are I/O pins of internal clock generating circuit.
Xout	Clock output	Output	Connect either a ceramic resonator (400kHz~4MHz) to these pins.
CNVss	CNVss	input	This is usually connected to Yss. and supply "L" (OV).
AVDD	Analog voltage input		This is the power supply input pin for the A-D converter.
AV ₅₈	Analog voltage input	1	This is the power supply input pin for the A-D converter.
Vaer	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter



FUNCTION BLOCK OPERATIONS PROGRAM MEMORY (ROM)

The memory is a mask ROM of 1024 words × 9 bits, and stores user-created instruction codes. The ROM is composed of 8 pages, each page consisting of addresses from 0~127. A ROM address map Is shown in Figure 1. Page 2 is a special page used for subroutine calls. A page 2 subroutine can be called from an arbitrary page by using a one-word BM instruction.

Also, by executing a TABPp instruction (p=4~7), pages 4 ~7 can be used as data area. When executing this instruction, one of the stacks is used.




Fig.1 ROM address map

Note: The ROM of M34225M2-XXXSP is composed of 16 pages. By executing a TABPp instruction (p=12~15), pages 12~15 can be used as data area.

PROGRAM COUNTER (PC)

This counter is used to specify a ROM address, and determines the sequence in which instructions are read from the ROM. This program counter (PC) consists of 10 bits: the upper 3 bits (PC $_{\rm H}$) stand for a ROM page, and the lower 7 bits (PC $_{\rm L}$) stand for an address. The PC is a pure binary counter and is incremented each time an instruction is executed. However, when executing a branch instruction, subroutine call instruction or return instruction, its value takes that specified by that instruction.

The PC takes the zero address of the next page, after address 127 of that page is reached.

Note: The program counter (PC) of M34225M2-XXXSP consists of 11 bits ((PC_H)=4 bits (PC_L)=7 bits).

STACK REGISTERS (SKo, SK1, SK2, SK3)

When a branch to a subroutine or to an interrupt handling routine is executed, these registers are used to temporarily save the contents of the PC before the branch, and until control is returned to the routine.

Since there are four 10-bit registers (SK), up to four subroutine levels can be called. If one of the levels has been used for execution of an interrupt routine or TABP p instruction, however, only 3 levels can be used for subroutines.

tion, however, only 3 levels can be used to subject the stack register is specified by a stack pointer.

Note: The stack register (SK) of M34225M2-XXXSP consists of four 11-bit registers.

DATA MEMORY (RAM)

This is the memory in which various processing data and control data are stored. Its size is 64 words X 4 bits (256 bits). One word of RAM is composed of 4 bits. However, bit processing can be accomplished for the entire memory area. Figure 2 shows an address map of the RAM. An address in RAM can be selected by the registers Z, X, and Y of the data pointer (DP).

File	Register Z	1				_		_	9						:					1			
indication	Register X	1	-	D			1			2		1		3		1		0	_		_	3	
Br	number	3	2	1	0	3	2 1	.0	3	2	1	0	3	2	1	0.:	3 2	्रा	0	-	3	2	1:0
T	0	1	Ī	Ĭ				Τ	_						_	_	_					_	_
₹₽	1	ī	Γ	Ī	L			1							_	t	_	Ĺ	ì	_		_	_
£ 2	2	1	į	į	1			:	•							ï	-		_			_	_
£ 5	:			:			-		Ī			-		:	_			ì			_	:	_
₹ œ.	6	1	i		1			,	-	_		_	_	_	_					_		_	
	7		•	_	•	_					_	_	_						_				

Fig.2 RAM address map

Note: The digit number in RAM of M34225M2-XXXSP is composed of 16 digits ((Y)=0~15).

DATA POINTER (DP)

This is a register to specify a RAM address and the bit location for I/O port D. The data pointer (DP) is composed of 7 bits.

Register Z, the most significant bit of the DP, specifies the RAM file group, the middle 2-bit register (X) specifies the RAM file, and the lower 4-bit register (Y) specifies the RAM digit. Register Y also specifies the bit location for I/O port D.

4-BIT ARITHMETIC AND LOGIC UNIT (ALU)

This is a 4-bit arithmetic unit, and consists of a 4-bit addition unit and its associated logical circuits. This unit performs addition, comparison, bit manipulation, and so on.

REGISTER A (ACCUMULATOR) AND CARRY FLAG (CY)

Register A is an accumulator exclusively used for computation. It is composed of 4 bits. The processing of data such as computation, transfer, exchange, transformation and I/O is executed using mainly this register. The carry flag (CY) stores the carry from the most significant bit of the ALU after executing an AMC instruction. It can also be used as an 1-bit flag.

REGISTER B AND REGISTER E

Register B is composed of 4 bits, and can be used for storage of 4-bit data or transfer of 8-bit data in conjunction with register A. Register E is composed of 8 bits, and can be used for 8-bit data transfer to or from register A and B.

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REGISTER D

Register D is composed of 3 bits and in conjunction with register A, can be used to store a 7-bit ROM address. This register is used with TABP p instruction execution.

INTERRUPT

The M34225M1-XXXSP has 4 types, 1 level interrupt function. It is a vector interrupt. Table 1 shows the interrupt sources and corresponding vector interrupt addresses.

Table 1. Interrupt types and vector interrupt addresses

	Interrupt types	Interrupt address
Interrupt name		
External interrupt	When a rising pulse ("L" → "H") or a falling pulse ("H" → "L") is input to the INT pin (can be selected either of those waveforms by the register Q)	Page 1, address 0
Timer 1 interrupt or Serial I/O inter- rupt	When the timer 1 is overflow, or receive or transmit of serial I/O is completed (can be selected either of those interrupt types by the register J ¹	Page 1, address 2
Timer 2 interrupt	When the timer 2 is overflow	Page 1, address

An interrupt is executed when one of the interrupting conditions shown in Table 1 above is satisfied, and the interrupt enable flag INTE is set to "1" (INTE = "1" when an El instruction is executed, enables the interrupt, and INTE = "0" when a DI instruction is executed, disables the interrupt.) While INTE="0", the interrupting condition is not changed, and an interrupt is executed only when INTE="1". Then the priority of the interrupt is the external interrupt, timer 1 or serial I/O interrupt and timer 2 interrupt, respectively.

Either interrupting from timer 1 or serial I/O is determined by the bit 1 of the serial I/O mode register (register J).

The cause of each interrupt can be controlled by the software. If the interrupt is not executed, interrupting conditions are tested by skip instruction. Either to execute an interrupt or execute a skip instruction can be determined by bit $0\sim2$ of the timer control register (register V).

When an interrupt handling program is executed, only one of the 4 sets of stack registers is needed to allowing the remaining 3 sets of stack registers to used for subroutine calls. After an interrupt handling program execution is started, the values of registers (such as register A or B) used in the interrupt handling program need to be saved by the program, and restored with an RTI instruction before returning to the main program. The data pointer (Z, X and Y) and carry flag however, are automatically saved and restored

When an interrupt is executed, the internal state of the microcomputer enters the state described below:

(1) Program counter

The vector interrupt address, shown in Table 1, is set

after the next (main program) instruction address is saved in one of the stack registers.

- (2) Interrupt enable flag (INTE)
- The INTE flag is reset to the interrupt disable state.
- (3) Skip flag

The skip flag enables the determination of whether to skip when a skip instruction (or a subsequent skip instruction) is encountered. This skip flag can access the stack so when an interrupt occurs the flag is automatically saved into the stack and its skip decision condition is retained.

TIMER/EVENT COUNTER

The timer/event counter can function as four counters (timers). As shown in Figure 4, it is composed of timer 1, timer 1 interrupt request flag (1F), timer 2, timer 2 reload register (register R), timer 2 interrupt request flag (2F), timer 3, timer 3 overflow flag (3F), pulse period measurement register (register N), timer 4, timer 4 reload register (register U), timer I/O port, and timer control registers (registers V, W and Q).

The two timers (timers 1, 2, 3 and 4) are controlled by the timer control register.

- (1) Timer 1
 - This is a 9-bit counter, and sets the timer 1 interrupt request flag (1F) every time the machine cycle count (500kHz for 2MHz clock frequency) reaches 500 or 20. The reset and/or operation start and/or counting of the timer is controlled by the timer control register.
- (2) Timer

Timer 2 is an 8-bit binary down counter, which has the timer 2 reload register (register R). The values of timer 2 and register R can be set by executing a T2AB instruction.

Also, the value of timer 2 can be read using a TAB2 in-

The start/stop of the counter and the selection of the count sources (the clock oscillating frequency divided by 4, the overflow signal from timer 1, and an external signal from the CNTR pin) can be controlled by the timer control register (W). Should it overflow, the timer 2 interrupt request flag (2F) is set and timer 2 obtains a value from the reload register (R) (auto-reload function) in order to continue counting.

(3) Timer 3

Timer 3 is an 8-bit binary down counter, which has the pulse period measurements register (register N). Timer 3 is set to FF₁₆ when data is set to timer 4, and it counts the overflow signal from timer 4 or the external signal. The count source is determined by the timer control register (Q). Should it overflow, the timer 3 overflow flag (3F) is set and timer 3 is set to FF₁₆ in order to continue counting.

The pulse period measurement register (register N)



M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

latches the contents of timer 3 when the external interrupt request flag is set ("0" to "1"). The contents of register N can be read by using a TAB3 instruction.

- (4) Timer 4
 - Timer 4 is an 8-bit binary down counter, which has a reload register (register U). The values of timer 4 and register U can be set by executing a T4AB instruction, and counts the oscillating frequency divided by four. When it overflows, timer 4 is automatically reloaded from register U and continues counting.
- (5) Timer I/O (CNTR pin) This is normally an input pin which is selected as the count source of timer 2 and timer 3 by the timer control register, otherwise this becomes an output pin for a 1/2 cycle of the timer 2 overflows. Levels of these ports ("H" or "L") can be tested by ex-
- ecution of SNZC instruction. (6) Timer 1 interrupt request flag (1F) Timer 2 interrupt request flag (2F) The timer 1 interrupt request flag (1F) is set every time timer 1 count reaches 500 or 20, and the timer 2 interrupt request flag (2F) is set every time timer 2 over
 - flows. These flags can be tested by an interrupt or execution of skip instruction (SNZ1 or SNZ2). Whether to execute an interrupt or execute a skip instruction can be determined by the timer control register. Each of these tiemrs interrupt request flags (1F and 2F) can be reset by an interrupt or execution of a skip instruction.
- (7) Timer 3 overflow flag (3F)
 - This flag sets every overflow of timer 3. The testing 3F flag can be determined by the execution of skip instruction (SNZ3).
 - The 3F flag can be reset after skip instruction is executed and the next instruction is skipped.
- (8) External interrupt request flag (EXF)
- External interrupt request flag is set when the interrupting conditions are satisfied. This flag is tested by the execution of interrupt or skip instruction (SNZ0). Either interrupt or skip instruction is determined by the timer control register V. This flag is reset by the execution of interrupt or skip instruction.
 - INT pin (interrupt input) level can also be tested by executing the skip instruction (SNZ0). Either testing INT pin levels or EXF flag is determined by the timer control register V and Q.
 - EXF flag cannot be reset if the skip instruction is selected for the testing of INT pin levels and is executed.
- (9) Timer control registers (V, W and Q)
 - The timer control registers perform the above functions, and the data is transfered to these registers from register A by the TVA, TWA or TQA instruction. Figure 3 shows the structure of these registers.



M34225M1-XXXSP/FP M34225M2-XXXSP/FP




Fig.3 Structure of timer control registers (registers V, W, and Q)






Fig.4 Block diagram of timers

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SERIAL I/O

The M34225M1-XXXSP houses a clock-synchronous serial I/O which can serially receive or send 8-bit data. This serial I/O which can serially receive or send 8-bit data. This serial I/O is composed of serial I/O register (H and L), serial I/O mode register (J) and a serial I/O counter. Each of the serial I/O register (H and L) are used to transmit 4-bit data. The serial I/O mode register (J) is used to select the functions denoted by its 4 bits. This serial I/O performs data transfer with the internal CPU by using the data bus, and with the external CPU by using ports $F_0 \sim F_3$. Ports $F_0 \sim F_3$ are not only I/O ports, but F_0 is also a serial I/O receive ready pin $(\overline{S_{ROV}})$, F_1 is a synchronous clock input pins (CLK), and F_2 and F_3 are serial data input/output pins $(S_{OUT},$ and $S_{IN})$. The functions of these ports can be selected by the serial I/O mode register.

Serial I/O regiser (H and L)
The serial I/O register is for transforming serial data to parallel data. Each of these registers H and L consists of 4 bits. The upper 4 bits of the transmitted data uses.

register H and the lower 4 bits, register L. The received data is stored but by bit starting from the highest bit (bit 3) of register H, and the transmitted data is transmitted bit by bit starting from the lowest bit (bit 0) of register L.

(2) Serial I/O mode register (J)

This is a 4-bit register used to select the clock source, or port function, and interrupt sources (interrupt from timer 1 or from serial I/O) with respect to the serial I/O.

(3) Serial I/O transmit/receive completion flag (SIOF) This flag is set when the serial data transmit/receive is completed. This flag can be tested by an interrupt and the execution of a skip instruction (SZS1). Whether to enable or disable an interrupt can be decided by the serial I/O mode register.

The SIOF flag is reset, either when an interrupt is accepted or after the next instruction is skipped by the execution of the skip instruction.




Fig.5 Structure of serial I/O mode register (register J)

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig.6 Block diagram of serial I/O

A-D CONVERSION

A-D conversion can be controlled such that the A-D control circuit controls those registers, etc., described below. The start and end of A-D conversion can be recognized by software. Figure 8 shows the A-D conversion circuit. The resolution of the A-D conversion is 8 bits, its analog input pins are $K_0 \sim K_1$ and its conversion speed is $36 \mu s$ (when $f(X_{IN})$ =4MHz).

- (1) A-D control register (C)
 - The A-D control register (C) is a 2-bit register. One of the two analog inputs is selected according to the combination of bits 0 and 1 of this register. Figure 7 shows the correspondence between the selected analog input pin and bit 0 or 1.
- (2) The A-D conversion start instruction (ADST) When the ADST instruction is executed, the A-D conversion begins.

- (3) A-D conversion termination flag (ADF)
 - The A-D conversion termination flag is a 1-bit flag. When the A-D conversion is finished, this flag is set to "1".
 - This flag value can be tested by a skip instruction (SZAD). By executing a skip instruction, the ADF flag is set to "0"
- (4) Successive approximation register (registers HA and LA)

The result of A-D conversion is stored in the succesive approximation registers, HA and LA. Registers HA and LA are each composed of 4 bits, and can send their data to register A. The upper 4 bits of the 8-bit digital data (resulting from A-D conversion) are stored in register HA, and the lower 4 bits in register LA.




Fig.7 Structure of A-D conversion control register (register C)



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig.8 Block diagram of A-D conversion circuit

VO PORT

Port D (Do~De)

This port performs 9-bit I/O's (SZD, SD, and RD). Its output has a latch which is capable of manipulating 1bit and the I/O can be carried out such that register Y of the data pointer specifies one of the D ports.

For input, the output latch of the corresponding bits must be set to "1". The instruction CLD, can set all of the port D latches to "1"

The output structure of this port is N-channel open drain.

:2 Port F (F₀~F₃)

This port has a 4-bit output (OFA) and input (IAF) function. For input, the output latch for the corresponding bits must be set to "1"

The output structure of this port is N-channel open drain

3' Port S. (So~S7)

This port has one 8-bit output (OSAB) and two 4-bit inputs (IAS).

For input, the output latch for the corresponding bits must be set to "1". The instruction CLS, can set all of the port S latches to "1".

The output structure of this port is N-channel open

RESET FUNCTION

If an "L" input is supplied to the RESET pin for longer than one machine cycle, the processor is reset. After that, if the RESET pin is supplied with an "H" input, the program execution starts at address 0 of page 0.

When the processor is reset, its status is as follows:

(1) Address 0 of page 0 is input into the program counter. (PC)-0

(INTE)-0

- Interrupt is disabled. (the same as when a DI instruction is executed)
- (3. Registers V and W are set to "0". (V) ←0, and (W) ←0
- Register Q is set to "F16". (Q)-F16
- External interrupt request flag (EXF), timer 1 interrupt request flag (1F), timer 2 interrupt request flag (2F), and timer 3 overflow flag (3F) are all reset.
 - $(EXF)=(1F)=(2F)=(3F)\leftarrow 0$
- 6 Output latches of ports D, F, S and CNTR, are all set to $(D)=(F)=(S)=(CNTR)\leftarrow 1$
- A-D conversion termination flag (ADF) is set to "0". (ADF)+0
- Serial I/O send/receive completion flag (SIOF) is set to "0". (SIQF)←0
- 19. Serial I/O mode register (register J) and A-D control register (register C) is set to "0". (J)=0. (C)=0

CLOCK GENERATING CIRCUIT

A clock generating circuit is built into the processor, so if a ceramic resonator is connected to the clock I/O pins a clock signals can be obtained. If the clock signals are input from an external circuit, connect the clock generating source to the X_{IN} pin and leave the X_{OUT} pin open. Figures 9~10 show examples of the circuits.



M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig.9 External ceramic resonator circuit




Fig.10 External clock input circuit

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) M34225M1-XXXSP/FP or M34225M2-XXXSP/FP mask confirmation sheet
- (2) ROM data ······ EPROM 3 sets (Submit three sets of EPROM's with the same data)
- (3) Mark specification form for 30P4B

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect the following external circuit.

- 1. Connect a bypass capacitor ($\approx 0.1 \mu F$) directly between the V_{DD} pin and V_{SS} pin using a heavy wire, and connect the V_{DD} pin to the AV_{DD} pin and V_{SS} pin to the AV_{SS} pin.
- 2 Notes on INT pin

If the input polarity of the INT pin is changed by the bit 0 of the register Q (in the software program) care for the following notes:

1. Set the bit 0 of the register V to "0" (1) and the bit 1 of the register Q to "1" (2) before the input polarity of the INT pin is changed (see Figure 11).




Fig.11 Example program-1

2. Depending on the input state of the INT pin, the external interrupt request flag EXF is set when the input polarity is changed. Therefore, execute SNZ0 instruction to reset the EXF flag after the setting of the register O

Also, more than one instruction is need before SNZ0 instruction (3)(see Figure 12).




Fig.12 Example program-2

3 Notes on timer 1

When the count value of timer 1 is changed while it is counting, the first timing of timer 1 overflow just after the changing is unsettled. Therefore, change the count value while timer 1 is stopped (4) (see Figure 13).




Fig.13 Example program-3

Notes on serial I/O

So this microcomputer continues a serial transmission as long as an external clock inputs, when selected an external clock as synchronous clock, it must be controlled externaily.

(When the SST instruction is executed and the serial I/O counter counts eight clocks, the SIOF flag is set to "1".)

Note on register Y

On M34225M1-XXXSP, when the contents of register Y are 8~15, this microcomputer has no correlative memory area. At this time, do not use the reading memory instructions (AM, AMC, SEAM, SZB, TAM, XAM, XAMI, and XAMD).



SINGLE-CHIP 4-BIT CMGS MICROCOMPUTER

INSTRUCTION CODE TABLE

76.	`	0 0000	0 000	0 001	0 0 0011	0 0100	0 010	1 0 0110	0 0111	0 1000	0 1001	0 1010	0 1011	0 1100	0 1101	0 1110	0 1111	1 5	1 100
D ₃ ~D ₀ ^A Q	alion al	00	01	0 2	0 3	04	0 5	0 6	07	0 8	0 9	0.4	08	0 C	0.0	0 E	0 F	10~17	18~1
0000	0	NOP	BLA	SZB 0	BL	ТАН	BML	XAM 0	BML	-	-	Α 0	LA 0	LXY e. o	LXY	1XY		вм	8
0001	1	BA	CLD	SZB	BL	TAL	-	XAM 1	BML	ADST	-	A 1	LA 1	LXY 0. 1	LXY	LXY 2. 1	LXY 3, 1	ВМ	В
0010	2	_	CLS	SZB	BL	SZSI	-	XAM 2	BML	TCA	·	A .	LA 2	LXY 0. 2	LXY	LXY	LXY	ВМ	В
0011	3	_	! : INY	SZB	BL	SZAD	_	MAX	BML	TQA	_	Ā	LA	LXY	1, 2 LXY	2, 2 LXY		ВМ	8
0100	. 4	DI	. RD	SZD	BL.	RT	· · · ·	TAM	BML	OFA	* * TABP	A	. 3 LA	0, 3 LXY	1, 3 LXY	2, 3 LXY	LXY	ВМ	. в
0101	5	EI	SD	SEAn	BL	RTS	IAS	TAM		T2AB		<u>4</u>	4 LA	D, 4	,	LXY		Вм	. 8
0110	6	RC		SEAM	BL	RTI	IAF	TAM	BML	TVA	* * TABP	5 A	5 LA	LXY		2, 5 LXY	LXY	 BM	В
0111	7	sc	DEY		BL	_	IAK	TAM	BML	TWA	* * TABP	6 A	LA		1, 6	2, 6 LXY	LXY	ВМ	В
1000	8	_		· -	*BL	LZ	TJA	XAMI	* BML	TAHA	<u>?</u> . <u>.</u>	7	7 LA	0. 7	1. 7 LXY	2, 7 LXY		ВМ	В
1001	9	- ·	T4AB	TDA	*BL	UZ	SST	XAMI	≠BML	TALA	-	8 A	LA	U, 8	1, 8 LXY		3, 8 LXY	ВМ	8
1010	A	 AM	TEAB	TABE	*BL	1	THA	XAMI	* BML	TAB2	_	9 . A	. S	LXY	1, 9 LXY	2, 9 LXY		ВМ	В
1011	В	 AMC	OSA		*BL	_	TLA	XAMI	+ BML	TAB3	··· ·	10 A	LA	0, 10 LXY	1, 10 LXY			ВМ	В
1100	c	TYA	CMA		*BL	R8	SB	XAMD			* TABP	11 A	LA	0, 11 LXY	1, 11 LXY			ВМ	В.
1101	D		RAR	- ·	+ BL	0 RB	0 SB	Ó XAMD	* BML		12 TABP	12 A	LA	0, 12 LXY		2, 12 LXY		BM	В
1110	E	TBA :	TAB	SNZ	* BL	RB	SB	XAMD	+ BML		13 TABP	13 A	1	0, 13 LXY	1, 13 LXY			BM	
1111			TAY	3	* BL	2 RB	2 SB	2 XAMD	- 1		14 TABP	14 #	+	0, 14 LXY	1, 14 :				

Note 1: The above table shows the correspondence between machine codes and machine instructions

D₃-D₀ stands for the lower 4 bits of the machine codes, and D₀-D₄ for the upper 5 bits of the machine codes.

Also, the hexadecimal values of those codes are listed. There are two instruction types; 1-word and 2-word instructions, but in this table only the codes of the first word of each instruction is shown.

---: Do not use this code.

2: The second word of 2-word instructions are listed below.

		The	* 54	tce	nd we	rd
BL	1	1	8		a	
BML	1	0	8	8	a	
BA	Ţi.	3		a	a	
BLA	1	1	٠	a		OPPP
BMLA	[i]	0			a	OPPP
SEA	0	1	0	1	1	0000
SZD	ō	0	0	1	Ó	1011

The BL, BML, and TABP codes marked with a asterisk are not available with the M34225M1-XXXSP.
 The TABP codes marked with two asterisks are not available with the M34225M2-XXXSP.



M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SYMBOLS

g notations are used for the following descriptions.

Symbol	Contents	Symbol	Contents
A	Register A (4-bit)	X	Hexadecimal variable
	Register B (4-bit)	у	Hexadecimal variable
B C	A-D conversion control register C (2-bit)	2	Hexadecimal variable
_	Register D (3-bit)	Ð	Hexadecimal variable
Ď	Register E (8-bit)	n	Hexadecimal constant
E	The upper 4 bits of the serial I/O register H (4-bit)	i	Hexadecimal constant
H	The upper 4 bits of the successive approximation regis-	i	Hexadecimal constant
HA	ter HA (4-bit)	A3 A2 A1 A0	Binary representation of the register A
	Serial I/O mode register J (4-bit)		(the same as for other registers)
J	The lower 4 bits of the serial I/O register L (4-bit)	•	Direction in which data is transferred
L	The lower 4 bits of the successive approximation regis-	()	The contents of register, memory, etc.
LA		¥	Exclusive logical OR
	ter LA (4-bit)	_	Negation or condition of the flag is not change after the
N	Pulse period measurement register N (8-bit)		instruction is executed
Q	Timer control register Q (4-bit)	M(DP)	RAM address which is specified by data pointer DP
R	Timer 2 reload register (8-bit)	a	Label to show the address of a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀
U	Timer 4 reload register U (8-bit)	p, 8	Label to show the address of a ₆ a ₆ a ₈ a ₃ a ₂ a ₁ a ₀ in th
٧	Timer control register V (4-bit)	Į P. "	page P ₂ P ₁ P ₀
W	Timer control register W (2-bit)	l c	Hexadecimal value C+hexadecimal value x (the same
x	Register X (2-bit)	1 7	as for other value
Y	Register Y (4-bit)	i x	. 40 101 0110
Z	Register Z (1-bit)	1 ^	•
DP	Data pointer (7-bit)		
	(consisting of the registers X, Y, and Z)	Į.	
PC	Program counter (10-bit)]	
PCH	The upper 3 bits of the program counter	1	
PC	The lower 7 bits of the program counter		
SK	Stack register (10-bit×4)		i i
SP	Stack pointer (2-bit)	i	
CY	Carry flag	1	
Ťi	Timer 1	1	
T 2	Timer 2		
T 3	Timer 3		
T 4	Timer 4		
1 F	Timer 1 interrupt request flag	1	•
2 F	Timer 2 interrupt request flag	i	
3 F	Timer 3 overflow flag	1	
ADF	A-D conversion completion flag	1	
	External interrupt request flag		
EXF	Interrupt enable flag	1	
INTE	External interrupt signal	1	•
INT	Serial I/O transmit/receive completion flag		
SIOF	Timer I/O	i	
CNTR	Port D (9-bit)	1	
D			
F	Port F (4-bit)	I	
K S	Port K (2-bit) Port S (4-bit)	1	

Note 1: The M3425M1-XXXSP performs a skip by ignoring the next instruction, and by not executing the instruction at the address pointed to by the contents of the program counter+2.

Therefore, the cycle number does not change, regardless of whether a skip is generated or not.

However, if TABP, RT, or RTS instruction is skipped, the cycle number becomes "1".



M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

Parameter						ine	dructi	on co	de					8 1 5	5 .			
Type of	Minemonic	D ₈	D ₇	D ₆	D ₈	D4	D ₃	D ₅	D ₁	D ₀		adec	mal n	Mumber	Mumber eycle	Functions		
	TAB	0	0	0	0	1	1	1	1	0	0	1	E	1	1	(A)~(B)		
98	TBA	0	٥	0	0	0	1	t	1	0	0	0	E	1	1	(B)←(A)		
<u> </u>	TAY	0	0	0	0	1	ł	1	1	1	0	1	F	1	1	(A)←(Y)		
9	TYA	0	0	0	0	0	1	1	0	0	0	0	С	1	1	(Y)←(A)		
Register to register transfers	TEAB	0	0	0	0	1	1	0	1	0	0	1	A	1	1	(E ₇ ~E ₄)→(B) (E ₃ ~E ₀)→(A)		
ister	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(D)←(A)		
Reg	TABE	0	0	0	1	0	1	0	1	0	0	2	A	1	1	$(B) \leftarrow (E_7 \sim E_4)$ $(A) \leftarrow (E_3 \sim E_0)$		
-	LXY x, y	0	1	1	х,	Хo	Уз	y 2	Уı	Уо	0	C + *	y	1	1	(X)— x, where x = 0 ~ 3 (Y)— y, where y = 0 ~15		
RAM addresses	LZ z	0	0	1	0	0	1	0	0	z _o	0	4	8 + z	1	1	(Z)← z, where z= 0 , 1		
BAM a	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y)-(Y)+1		
	DEY	0	0	0	0	1	0	1	1	1	: o	1	7	1	1	(y)←(y)−1		
	, TAM)	; . 0	0	1	1	0	0	1		jo	0	6	4	. 1	1	(A)(M(DP))		
													+			$(x) \leftarrow (x) \neq j$, where $j = 0 \sim 3$		
20	XAM j	; 0	0	1	1	0	0	0	jı	jo	. 0	6	j	1	1	(A)(M(DP))		
Suns		1												!	į	(x)←(x) ¥ j, where j = 0 ~ 3		
RAM to register transfers	XAMD j	: 0	0	1	1	0	1	1	jτ	jo	0	6		1	1	(A)(M(DP))		
sig s											ļ		ţ	!		(x)-(x)+j		
9	1										:			İ		$(Y) \leftarrow (Y) - 1$, where $j = 0 \sim 3$		
HAN	: XAMF j	0	0	1	1	0	1	0	jı	jo	0	6	8	1	1	(A)(M(DP))		
													j	i !	1	(x)←(x)¥ j		
														<u>.</u>		(Y)←(Y)+1, where j = 0 ~ 3		
Arithmetic operations	LA n	0	1	0	1	1	n ₃	n ₂	n,	no	0	В	n	1	1	(A) ← n, where n = 0 ~15		
< 5																		

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

Skip conditions	Carry	Detailed description
	_	The contents of register B are transferred to register A
· <u> </u>	_	The contents of register A are transferred to register B
_	-	The contents of register Y are transferred to register A
_	_	The contents of register A are transferred to register Y
	_	The contents of register A and register B are transferred to register E
	_	The contents of register A are transferred to register D
-	_	The contents of register E are transferred to register A and register B
		The immediate field value x is loaded into register X, and the immediate field value y is loaded into register Y
continuous description	. –	The immediate field value x is loaded into register x, and the intimediate new value y 3 loaded into register x. If a continuous description of LXY instructions are written and being executed, only the first LXY instruction is executed, the
	:	!
		following LXY instructions are all skipped
	-	The immediate field value z is loaded to register Z
(Y) = 0	-	The contents of register Y are incremented by 1. As a result, if the contents of register Y are "0", the next instruction is akipped.
		The contents of register Y are decremented by I. As a result, if the contents of register Y are "15", the next instruction
(Y) =15	1 -	skipped
	· 	The state of the s
	-	After transferring the contents of M(DP) to register A, an exclusive logical OR is performed between register X and the in
	:	mediate field value j, and the result is stored into register X.
_	<u> </u> -	After exchanging the contents of M(DP) to register A an exclusive logical OR is performed between register X and the i
	!	mediate field value j, and the result is stored into register X
(Y) =15	-	After exchanging the contents of M(DP) to register A, an exclusive logical OR is performed between register X and the i
	ì	mediate field value j. and the result is stored into register X.
	ì	Also, if the contents of register Y is decremented by 1 and the result is "15", then the next instruction is skipped
(Y) = 0	-	After exchanging the contents of M(DP) to register A, an exclusive logical OR is performed between register X and the
	1	mediate field value j, and the result is stored into register X
	1	Also, if the contents of register Y is incremented by 1 and the result is "0" then the next instruction is skipped
	ļ	The second section is a second
continuous description	-	The immediate field value n is loaded to register A
		iff a continuous description of LA instructions are written and are being executed, only the first LA instruction is execut
		the following LA instructions are all skipped

arne far	· i					lnı	tructi	on ca	de					e e	8 €	Functions
e of	: Mnemonic	D ₀	D ₁	D _s	D ₅	D.	D ₃	D,	D,	D _o		adaci otatica		-	Mumber o	Puncupis
	TABP p + Note	0	1	0	0	1	0	p ₂	P1	Po	0	9	P	1	3	$(sk(sp)) \leftarrow (pc), (sp) \leftarrow (sp) + 1$ $(pc_m) \leftarrow p$ $(pc_1) \leftarrow p_2 \sim p_0 A_3 \sim A_0$ $(g) \leftarrow (sp) (pc) y_{7-4}$ $(A) \leftarrow (rom(pc))_{5-0}$ $(sp) \leftarrow (sp) \leftarrow (sp) - (sk(sp))$ where $p = 4-7$
Successions	: - AM	. 0	0	0	0	0	1	0	1	0	0	0	A	1	1	: (A)+(A)+(M(DP))
Arithmetic operations	AMC	0	0	0	0	0	1	0	1	1	0	D	8	1	1	(A)(A)+(M(DP))+(CY) (CY)carry
Anthrie	A n	; o	1	0	1	0	n ₃	n ₂	n,	no	0	A	n	1	1	· (A)←(A)+ n, where n = 0 ~15
	sc	. 0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY)+1
	RC	. 0	0	0	0	0	0	1	1	0	O	0	6	1	1	(CY)← 0
	szc	0	0	0	1	0	1	1	1	1	0	2	F		. 1	· (CY)= 0 ?
	CMA	o	0	0	0	1	1	1	0	0	0	1	¢	1	1	(A)←(Ã)
	: RAR	0	0	0	0	1	1	1	0	1	0	1	Đ	1	1	→ CY → A ₃ A ₂ A ₁ A ₀ ···
	SB	0	0	1	0	1	1	1	İı	jo.	0	5	C + i	: 1	. 1	(Mj(DP))~1 , where j = 0 ~ 3
operations	RB j	0	0	1	O	0	1	1	İı	İo	0	4	C	. 1	1	$(Mj(DP))\leftarrow D$, where $j=0\sim 3$
ĕ	SZB j	0	0	0	1	0	0	٥	'n	Ìо	0	2	į	1	. 1	$(Mj(DP))=0$?, where $j=0\sim3$
£	SEAM	_ · ·			1					0		2		 1	 1	(A)=(M(DP))?
ariso	SEA n	0	0		1	0	0	1	0	1	. 0	2	5	2	2	. (A)= n?, where n = 0 ~15
Comparisons		0		0	1	1	n ₃	n ₂	P4	n _o	0	В	a	:		
	T2AB	0		0	0	0	0	1	0	1	0	8	5	. 1	1	(R ₇ ~R ₄)~(B), (T2 ₇ ~T2 ₄)~(B)
ŝ											ĺ					$(R_3 \sim R_0) \leftarrow (A), (T2_3 \sim T2_0) \leftarrow (A)$
operations	TAB2	; 0	1	0	0	0	1	0	1	0	1 0	8	A	, 1	; 1	(B)(T2,~T24), (A)(T2,~T20)
Ô	TAB3	o	ŧ	o	0	0	1	0	1	1	0	8	8	1-1	1	$(8) \leftarrow (N2_7 \sim T2_4), (A) \leftarrow (N2_3 \sim N2_0)$
Timer	T4AB	! o	0	0	0	1	1	0	0	1	: 0	1	9	. 1 :	1	$(U_7 \sim U_4) \leftarrow (B), (T4_7 \sim T4_4) \leftarrow (B)$ $(U_3 \sim U_0) \leftarrow (A), (T4_3 \sim T4_0) \leftarrow (A)$ $(T3_7 \sim T3_0) \leftarrow FF_{16}$
	TVA	0	1	0	0	0	0	1	1	0	0	8	6	1	្រា	(V)-(A)

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

Skip conditions	Carry	Detailed description
	 	Bits 7~4 of the residing at the address indicated by register A and register D (D ₂ D ₁ D ₀ A ₃ A ₂ A ₁ A ₀ ¹ , of a given page
	!	are transferred to register B, and bits 3~0 the ROM addresses are transferred to register A. When this instruction is ex
		ecuted, one of stack register is used.
-	-	The contents of M(DP) are added to register A and the result is stored into register A
	0/1	The contents of M(DP) and carry flag CY are added to register A and the result is stored into register A and into carry fla
		CY
overflow= 0	-	The immediate field value in is added to register A and the contents of carry flag CY are not changed as a result of this ca
	:	culation. After the calculation, if the result does not overflow, the next instruction is skipped
_	: 1	Carry flag CY is set to 1
_	0	Carry flag CY is reset to 0. If the contents of carry flag CY are "0", the next instruction is skipped
(CY) = 0	: -	in the contains or carry hag of are 0. the next institution is supposed. The one's complement for register A's contents are stored in register A.
_	0/1	Register A, including the carry flag CY is rotated 1 bit to the right
	0/1	Register A. Including the carry hay C. F. to receive Fig. 1.
_	-	? The j-th bit of the contents of M;DP, which is the bit specified by the immediate field value j is set to 1 :
_	: -	The j-th bit of the contents of MEDP, which is the bit specified by the immediate field value j. is reset to 0
(Mj (DP)) = 0		. If the j-th bit of the contents of MTDP , which is the bit specified by the immediate field value j. is "0" the next instruction.
where $j = 0 \sim 3$		is skipped
		A STATE OF THE STA
((A) =M (DP))	-	If the contents of register A are equal to the contents of MIIDP, the next instruction is skipped
(A) — n	· -	If the contents of register A are equal to the immediate field value in The next instruction is skipped:
where n = 0 ~15		
-	· -	The contents of register A and register B are transferred to timer 2 and the reload register R
_	:	The contents of timer 2 are transferred to register A and register B
_	,	The contents of the pulse period measurement register N are transferred to register A and register B
	-	The contents of register A and register B are transferred to timer 4 and the reload register U. And then, the contents of the
		er 3 are reset to "FF16"
_		The contents of register A are transferred to the timer control register V



L	Manhini						ins	truc	lion c	ode						8	8	
Type di		-	D.	D ₇	D ₁	D ₅	D,	D ₃	Dį	D,	0			fecim etion		Mumbe	Nombe	Functions
£	TWA		0	1	0	0	0	0	1	,	1	1) ;	8	7	1	1	(W)←(A)
operations	TOA	i.	0	1	0	0	0	0	0	1	1						:	(O)-(A)
8	SNZ I	1	0	1	0	0	0	1	1	0	0							(1F)=1 ?, After skip, (1F) ← 0
Timer	. SNZ 2	- [,	0	1	0	0	0	1	1	0	1							
F	SNZ 3	[•	0	0	0	1	0	1	1	1		1						(2F)=1 ?, After skip, (2F) ← 0 (3F)=1 ?, After skip, (3F) ← 0
	i B a		 I	1 ;		a ₅ ,	24	a 3	a ₂	a ,	a o	-					-	$(PC_L) \leftarrow a_6 \sim a_0$
	!											:	a	1				!
ě	BL p. a * Note	: 0)	0	0	1	1	0	p ₂	p ₁	Po	0	3	t	i	2	2	' (PC _H)← p
<u> </u>		1		1 4	4 4	Po 4	84	a 3	a ₂	a,	a _o	† 1	8		i i			(PCL) ← a6 ~ a0
Dianch operations		i										:	a		1			-
Ę	BA a	0	• •) (0	D 1	0	0	0	0	1	0	0	1		2	2	(PCL)- a6~ a4 A3~ A0
5	: :	1	1		6 8	4, 6	L , 1	83	82	a,	a o	1	8		1			
	BLAp,a≠Note							_										
	DEA P. a) () 1	•	0	0	0	0	0	1	0	: :	2	2	: (PC _H)← p
		1	1	a	, a	, а	• 1	0 ;	P ₂	Pι	Po	1	8 + a	P				(PC _L)← a ₆ ~ a ₄ A ₃ ~ A ₆
•	BM a	1	0	۵,	5 8	s a .		 la 1	a ,	 8 ₁	 8 ₀	1		 a	1		 1	(SK(SP))←(PC), (SP)+(SP)+1
5																		$(PC_H) \leftarrow 2$, $(PC_L) \leftarrow a_6 \sim a_0$
	BML p. a * Note	0	0	,	1	1	0	, 1)2	D ₁	Ď _Q	0	7	P	2		2	(SK(SP))+(PC), (SP)+(SP)+1
		1	0	ae	a,	a,	a	3 8	12 1	а, .	Bo -		а	a				(PC _H) ← p, (PC _L) ← a ₆ ~ a ₀
															:			
	BMLA p. a *Note	0	0	1	0	1	0	•)	0	0	0	5	0	2		2	(SK(SP))-(PC), (SP)-(SP)+1
		1	0	a ₆	a 5	84	0	p	2 F	, ,	0	1	8					(PC _H) ← p. (PC _L) ← a ₆ ~ a ₄ A ₃ ~ A ₀
-		•									•					÷		للمار والمستنف المستنف المستناب المستناب المستنف المست
1	ATI	. 0	0	1	0	0	.0	1	1	۱ ۱	D ,	0	4	-6	1		1	(SP)+-(SP)1, (PC)+-(SK(SP))
																	:	
											.							
	at I	_									1							
i] !	0	0	1	0	0	0	1	0	() i	0	4	4	1	, 2	? ((SP)-(SP)-1, (PC)-(SK(SP))
	RTS	•	_								-			:				
		0	0	1	0	0	0	1	0	1	- 4	3	4	5	1	2	! (SP)-(SP)-1, (PC)-(SK(SP))

Skip conditions	Carry flag	Detailed description
_	_	The contents of register A are transferred to the timer control register W.
_	-	The contents of register A are transferred to the timer control register Q.
1 F)=1	_	If 1F flag is "1", the next instruction is skipped. After skip, 1F flag is reset (0).
2 F)==1	_	tf 2F flag is "1", the next instruction is skipped. After skip, 2F flag is reset (0)
3 F) = 1	-	If 3F flag is "1", the next instruction is skipped. After skip, 3F flag is reset (0).
	-	Branch within a page: a branch is made to the address a of the current page.
-	-	Branch out of a page: a branch is made to the address a of page p.
-	-	Branch within a page, a branch is made to the address, a ₆ a ₅ a ₄ A ₃ A ₇ A ₁ A ₀ , which is generated by replacing the lower. bits of address a of the current page with the corresponding bits of register A.
-	_	Branch within a page: a branch is made to the address, a ₄ a ₅ a ₄ A ₅ A ₇ A ₁ A ₀ , which is generated by replacing the lower bits of address a of page p by the corresponding bits of register A
_	-	Subroutine call in page 2 the subroutine at address a of page 2 is called
-	-	Subroutine call: the subroutine at address a of page p is called
. –	-	Subroutine call: the subroutine at address, a_0 a_3 a_4 a_2 a_4 a_5 a_6 , which is generated by replacing the lower 4 bits of address of page p with the corresponding bits of register A.
_	-	Control is then returned from the interrupt handling routine to the main routine. Those values of data pointer (X, Y, Z), carry flag CY, skip status, and the continuous description of LA/LXY instruction N mode status resume their status immediately before the interrupt.
_	-	to the cruting which is called the subroutine
unconditional skip	-	Control is then returned from the subroutine to the routine which is called the subroutine, and the next instruction is unit



M34225M1-XXXSP/FP M34225M2-XXXSP/FP

pe d							ar oca	ode			Hexadecimal	5 6	2 5	Functions		
MC8076	Mnemonic	Da	D ₇	D ₆	D _b	D4	D ₃	D ₂	٥,	D ₀		adeci		Mumb	Member Cyco	Functions
	CLD	0	0	0	0	,	0	0	0	1	0	1	1	,	1	(D) 1
- 1	CLS	0	0	0	0	1	0	0	1	0	0	1	2	1	1	(S)-1
	\$D	0	0	0	C	1	0	1	0	1.	0	1	5	1	1	(D(Y))←1, where (Y)=0~8
	AD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	(D(Y))-0, where (Y)=0~8
É	SZD	0	0	0	1	0	0	ł	0	٥	0	2	4	2	2	(D(Y))=0?, where (Y)≈0~8
Input/Output operations		0	0	0	1	0	1	0	1	1	0	2	8			
Output	OSA	0	0	0	0	1	1	0	1	1	0	1	В	1	1	(S ₃ ~S ₀)←(A)
out/	IAS	0	0	1	0	1	0	1	0	1	0	5	5	:	1	(A)←(S ₃ ~S ₀)
٤	OFA	0	1	0	0	0	0	1	0	0	0	8	4	; 1	; 1	(F)←(A)
1	IAF	0	0	1	0	1	0	1	1	0	٥	5	6	1	1	(A)(F)
1	IAK	0	0	1	0	1	0	1	1	1	0	5	7	1	1	! (A)(K)
	SNZC	0	1	0	0	0	1	1	1	0	0	8	E	1	1	(CNTR)=1?
	EI	0	0		0		0		0	1	0	0	5	 1	+ i 1	(INTE)←1
,	DI	0	0	٥	0	ø	0	1	0	0	io	0	4	1	1	(INTE)-0
operations	\$NZO	0	1	0	0	0	1	1	1	1	0	8	F	1	. 1	. Q ₁ =1:(EXF)=1?, After skip, (EXF)=0
IMerrupt ope		: :									i			:		Q ₁ =0, Q ₀ =1:(INT)=H?
ige.		:								-					1	Q,=0, Q ₀ =0:(INT)=L?
	TAH	-	.0	<u>1</u>				 O			. 0	4		1	,	(A)(H)
	TAL	0	Đ	1	0	0	0	0	0	1	0	4	4	1	1	(A)-(L)
ŧ	THA	0	0	1	٥	1	1	0	1	0	0	5	A	1	1.4	(H)←(A)
erati	: TLA	0	0	1	0	1	1	0	1	1	0	5	В	1	١,	(L)+(A)
8	TJA	-0	0	1	0	1	1	.0	0	0	Đ	5	8	1	1	(J)(A)
Omtro	SST	0	0	1	0	1	1	0	0	1	0	5	9	1	1	(SIOF) 0 , Serial I/O start
Serial I/O control operations	SNZI	0	٥	1	0	Ð	0	0	1	0	0	4	2	1	1	(SIOF)= 1 ?, After skip, (SIOF) 0

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

Skip conditions	Carry	Detailed description
	_	Port D is cleared (1)(high impedance).
	-	Port S is cleared (1)(high impedance).
_	_	One of the ports of port D which is specified by register Y is set (1)(high impedance)
_	_	One of the ports of port D which is specified by register Y is reset (0)
D(Y) = 0	_	If one of the ports of port D which is specified by register Y is "0", the next instruction is skipped.
here (Y) = 0~8	!	
_	· –	The contents of register A and register B are output to the port S.
_	-	The input to the port S is transferred to register A.
-	_	The contents of register A are output to the port F
_		The input from the port F are transferred to register A
_	٠	
_	_	The input from the port K are transferred to register A
(CNTR) = 1	· –	It the level of the CNTR pin is "H", the next instruction is skipped
		The second secon
-	_	The interrupt enable flag INTE is set (1) to change the state in which an interrupt is enabled
-	· -	The interrupt enable flag INTE is reset (0) to change the state in which an interrupt is disabled
(EXF) = 1	-	When bit 1 of register Q (Q ₁) is "1" : If the EXF flag is "1", the next instruction is skipped. After the skip the EXF flag is
where Q ₁ = 1		set (0).
(INT) -H	_	When Q_1 is "0" and bit 0 of register $Q \setminus Q_0^{-1}$ is "1". If the level of the INT pin is "H", the next instruction is skipped
where $Q_1 = 0$, $Q_0 = 1$		
(INT) =L		When Q_1 is "0" and Q_0 is "0" . If the level of the INT pin is "L", the next instruction is skipped
where $Q_1 = 0$, $Q_0 = 0$;	
_	·	: The contents of register H are transferred to register A
·-		The contents of register L are transferred to register A
_	; -	The contents of register A are transferred to register H
-	-	The contents of register A are transferred to register L.
-	-	The contents of register A are transferred to register J.
-	-	The SIOF flag is reset (0), and serial I/O is started
(SIOF) = 1	-	If the SIOF flag is "1", the next instruction is skipped. After the skip, the SIOF flag is reset (0).
	į.	

Parameter						ine	tructi	on co	de.					5 5	B .	_
Type of	Mnemonic	De	D,	D ₆	D _b	D4	D,	D,	D,	D ₀		xadec		Numb	Number	Functions
ş	TCA	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(C)~(A)
operatio	SZAD	D	0	1	0	0	0	0	1	1	0	4	3	1	1	(ADF)=1 ?, After skip, (ADF)= 0
A-D convert	TAHA	0	1	0	0	0	1	0	0	0	0	8	8	1	1	(A)(HA)
8	TALA	0	1	0	0	0	1	0	0	1	0	8	9	1	1	(A)(LA)
4	ADST	0	1	0	0	0	0	0	0	1	0	8	1	1	1	(ADF)←0, A-D conversion start
Other	NOP	. 0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC)(PC)+ 1

^{*} Note: For the M34225M2-XXXSP, the following three instructions differ from the M34225M1-XXXSP.

Perpresier	, I	• • • • • • • • • • • • • • • • • • • •	:				in	struct	on co	xde					5	5	j		
Type of	. M	nemonic	D _e	0,	D ₆	D ₆	D ₄	O ₃	D ₂	D ₁	D ₀		adecir		Mumbe	Number	Functions		
Arithmetic	TABP	p	0	1	0	0	1	P ₃	P ₂	Pι	ρο	0	9	p	1	3	$ \begin{array}{l} (SK(SP)) \leftarrow (PC), \ (SP) \leftarrow (SP) + 1 \\ (PC_{H}) \leftarrow P \\ (PC_{L}) \leftarrow D_{2} \sim D_{0} \ A_{3} \sim A_{0} \\ (B) \leftarrow (ROM(PC))_{7-4} \\ (A) \leftarrow (ROM(PC))_{3-0} \\ (SP) \leftarrow (SP) - 1, \ (PC) \leftarrow (SK(SP)) \\ where \ p = 12 \sim 15 \\ \end{array} $		
	BL p.		. 0	0	0	1	1	P ₃	Pe	P ₁	Po	0	3	P	2	2	(PC _H) p		
Branch operations			1	1	a 6	86	24	a 3	82	8,	a 0	1	8 + •	8	<u> </u>		(PC _L) - a ₆ ~ a ₀		
ę,	: BLA p	o, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PC _H) p		
Brac			1	1	86	4,	84	P ₃	P2	p 1	Po	1	8 + a	Đ			(PC _L) ← a ₆ ~ a ₄ A ₃ ~A ₀		
Ŧ.	BML	р, в	0	0	1	1	1	Po	P ₂	P1	Po	0	7	P	2	2	(SK(SP))-(PC), (SP)-(SP)+1		
Subroutine call operations	} }		1	0	4	86	•	83	42	8,	80			•	;		(PC _H)← p, (PC _L)← a ₆ ← a ₀		
Pera	BMLA	p, a	0	0	1	0	•	0	0	0	0	0	5	D	2	2	(SK(SP))(PC), (SP)(SP)+1		
30	'		1	0	•	86	84	p ₃	P ₂	p,	p _o	1		Þ		:	(PC _H)←p, (PC _L)←s ₆ ← s ₄ A ₃ ~A ₆		

Skip conditions	Carry	Detailed description
- (ADF)= 1	-	The contents of register A are transferred to register C. If the ADF flag is "1", the next instruction is skipped. After the skip, the ADF flag is reset (0).
-	-	The contents of register HA are transferred to register A. The contents of register LA are transferred to register A.
_	_	The ADF flag is reset (0), and A-D conversion is started
-	-	No operation.

Skip conditions	Carry fleg	Detailed description
_	_	Bits 7~4 of the residing at the address indicated by register A and register D, (D ₂ D ₁ D ₀ A ₃ A ₂ A ₁ A ₉), of a given page p are transferred to register B, and bits 3~0 the ROM addresses are transferred to register A. When this instruction is executed, one of stack register is used.
-	-	Branch out of a page: a branch is made to the address a of page p.
-		Branch out of a page: a branch is made to the address a ₆ a ₅ a ₄ A ₃ A ₂ A ₃ A ₆ which is generated by replacing the lower 4 bits of address a of page p by the corresponding bits of register A
_	-	Subroutine call: the subroutine at address a of page p is called.
_	-	Subroutine call: the subroutine at address, a ₆ a ₆ a ₆ A ₂ A ₂ A ₃ A ₃ A ₄ A ₆ , which is generated by replacing the lower 4 bits of address a of page p with the corresponding bits of register A.

M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Par	ameter	Conditions	Ratings	Unit
Vpp	Supply voltage			-0.3~ 7	V
AVOD	Supply voltage for A-D			0.3∼7	٧
V,	Input voltage X _H			-0.3~Vpp+0.3	٧
V,	Input voltage Ports F. INT, C	NTR. RESET		-0.3~11	٧
V _I	Input voltage Ports S. D		1	-0.3~13	٧
V	input voltage Ports K, Vner		A SECTION OF THE PROPERTY OF T	-0.3~AVDC +0.3	V
V _D	Output voltage Xout		1	-0.3-V _{DD} +0.3	V
Vo	Output voltage Port F			-0.3-11	v
Vo	Output voltage Ports S. D.		Output transistors cut-off	-0.3~13	٧
- 2	1	M34225M1/M2-XXXSP	i T _a =25℃	1100	
Pd	Power dissipation	M34225M1/M2-XXXFP	T _a =25℃	300	· mW
Topr	Operating temperature			-20~85	Ċ
Teto	Storage temperature			-40~125	č

RECOMMENDED OPERATING CONDITIONS (T. = -20~85°C)

	D	Conditions		Limite		Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Voc	Supply voltage		4. 5	5	5.5	٧
Vss	Supply voltage			0		٧
AVDD	Supply voltage for A-D			VDD		٧
AVss	Supply voltage for A-D			0	<u> </u>	
V _{IM}	"H" input voltage Port F		0.7V _{DD}		10	٧
V _{IM}	"H" input voltage Ports S, D		0.7V _{DD}		12	V
Vim	"H" input voltage X _{IN}		0.7V _{DD}		V _{PD}	٧
Vim	"H" input voltage Port K		0.7V _{DD}		AVDD	٧
ViH	"H" input voltage INT, CNTR		0.8V _{DO}		10	V
VIH	"H" input voltage RESET		0.85V _{DD}		10	٧
V _{IL}	"L" Input voltage INT, CNTR	_	0		0.2V _{DD}	٧
ViL	"L" input voltage Ports F, S. K. D. X _{IN}		0		0. 3V _{DD}	٧
VIL	"L" Input voltage RESET		0		0. 15V _{DD}	٧
lor peak	"L" peak output current Ports D. S				24	mA
or peak	"L" peak output current Ports F. CNTR				10	mA
OL: BYG	"L" average output current Ports D. S				12	mA
ouavg	"L" average output current Ports F. CNTR				5	m/
f(X _{IN})	Clock oscillating frequency		0. 4		4	мн

ELECTRICAL CHARACTERISTICS (Ta=-20~85°C, VDD=4,5~5,5V)

Symbol	Parameter	Test conditions		imits Typ.	Мех	Unit
VoL	"L" output voltage Ports F. CNTR	IoL = 5 mA			2	٧
Vol	"L" output voltage Ports S, D	IoL=12mA			2	٧
line	"H" input current Ports S, D	V ₁ =12V			12	μА
\$ ₁₀₄	"H" input current Port K	V _I =AV _{DD} at unselect			5	μA
1,4	"L" input current Port K	V _I =0V at unselect			-5	μA
l _{ies}	"H" input current Ports F, INT, CNTR, RESET	V ₁ =10V			10	μA
t _{iM}	"H" input current X _{IN}	V1=Y00			10	μA
H	"L" input current Ports F. D. S, INT, CNTR, X _{IN} . RESET	V ₁ ≠ 0 ∨	1		-10	μA
lozu	· Output current at off Port F	Vo=10V	1		10	μА
1 _{OZH}	Output current at off Ports D. S	V ₀ =12V			12	μA
Ci	Input capacitance	f = 1 MHz		7	10	pF
†DD	Supply current	f(X _{IN})=4MHz at normal operation		3. 5	7.5	mA
I _{IM}	"H" input voltage V _{REF}	V ₁ = 5 V			1	mA
IADD	Supply current for A-D	at A-D conversion			5	mA


M34225M1-XXXSP/FP M34225M2-XXXSP/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

A-D COVERTER CHARACTERISTICS (VDD-AVDD-4.5~5.5V, Vss=AVss=0V, Ta=-20~85°C, unless otherwise noted)


			1	Limits		
Symbol	Parameter	Test conditions	Min	Тур.	Max	Unil
	Resolution		•		8	bits
	Absolute accuracy	VDD=AVDD=VREF=5.12V			±3	LSB
RLADDER	Ladder resistance value		5			kΩ
LONV	Conversion time	1(X _{IN})=4MHz			36	μA
VARF	Reference input voltage				AVDD	. v
VIA	Analog input voltage				VREF	V


BASIC TIMING DIAGRAM



M34225M1-XXX\$P/FP M34225M2-XXX\$P/FP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER





C 1991 MITSUBISHI ELECTRIC CORPOR H-L0504-A KI-9109 Printed in Japan (ROD) (I New publication effective Aug 1991 Specifications subject to change without notice



These products or technologies are subject to Japanese and/or COCOM strategic restrictions, and diversion contrary thereto is

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.