Preferred Device

# **Silicon Power Transistors**

The MJL21195 and MJL21196 utilize Perforated Emitter technology and are specifically designed for high power audio output, disk head positioners and linear applications.

- Total Harmonic Distortion Characterized
- High DC Current Gain  $h_{FE} = 25 \text{ Min } @ I_C = 8 \text{ Adc}$
- Excellent Gain Linearity
- High SOA: 2.50 A, 80 V, 1 Second
- Epoxy Meets UL 94, V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B > 8000 V Machine Model, C > 400 V
- Pb-Free Packages are Available\*

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	250	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	400	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	5	Vdc
Collector-Emitter Voltage - 1.5 V	V <sub>CEX</sub>	400	Vdc
Collector Current - Continuous Peak (Note 1)	IC	16 30	Adc
Base Current - Continuous	Ι <sub>Β</sub>	5	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate Above 25°C	P <sub>D</sub>	200 1.43	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 65 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.7	°C/W

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Pulse Test: Pulse Width = 5.0 μs, Duty Cycle ≤10%.





### ON Semiconductor®

http://onsemi.com

# 16 A COMPLEMENTARY SILICON POWER TRANSISTORS 250 V, 200 W

### MARKING DIAGRAM





TO-264 CASE 340G STYLE 2

xxxx = 21195 or 21196 A = Assembly Location

 $\begin{array}{lll} WL,\,L &= \text{Wafer Lot} \\ YY,\,Y &= \text{Year} \\ WW,\,W &= \text{Work Week} \\ G &= \text{Pb-Free Package} \end{array}$ 

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

**Preferred** devices are recommended choices for future use and best overall value.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS (Note 2)	<b> </b>		J	I.	1
Collector–Emitter Sustaining Voltage $(I_C = 100 \text{ mAdc}, I_B = 0)$	V <sub>CEO(sus)</sub>	250	_	-	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 200 Vdc, I <sub>B</sub> = 0)	I <sub>CEO</sub>	-	-	100	μAdc
OFF CHARACTERISTICS (Note 3)			•	•	
Emitter Cutoff Current (V <sub>CE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	_	100	μAdc
Collector Cutoff Current (V <sub>CE</sub> = 250 Vdc, V <sub>BE(off)</sub> = 1.5 Vdc)	I <sub>CEX</sub>	-	-	100	μAdc
SECOND BREAKDOWN (Note 3)					
Second Breakdown Collector Current with Base Forward Biased (V <sub>CE</sub> = 50 Vdc, t = 1 s (Nonrepetitive) (V <sub>CE</sub> = 80 Vdc, t = 1 s (Nonrepetitive)	I <sub>S/b</sub>	4.0 2.25	- -	- -	Adc
ON CHARACTERISTICS (Note 3)					•
DC Current Gain ( $I_C = 8$ Adc, $V_{CE} = 5$ Vdc) ( $I_C = 16$ Adc, $I_B = 5$ Adc)	h <sub>FE</sub>	25 8.0	_ _	100 -	
Base-Emitter On Voltage (I <sub>C</sub> = 8 Adc, V <sub>CE</sub> = 5 Vdc)	V <sub>BE(on)</sub>	-	-	2.2	Vdc
Collector–Emitter Saturation Voltage ( $I_C = 8$ Adc, $I_B = 0.8$ Adc) ( $I_C = 16$ Adc, $I_B = 3.2$ Adc)	V <sub>CE(sat)</sub>	-	- -	1.4 4	Vdc
DYNAMIC CHARACTERISTICS (Note 3)					
Total Harmonic Distortion at the Output  V <sub>RMS</sub> = 28.3 V, f = 1 kHz, P <sub>LOAD</sub> = 100 W <sub>RMS</sub> hFE unmatched	T <sub>HD</sub>		0.8		%
(Matched pair h <sub>FE</sub> = 50 @ 5 A/5 V) h <sub>FE</sub> matched		_ _	0.8	_	
Current Gain Bandwidth Product (I <sub>C</sub> = 1 Adc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 1 MHz)	f <sub>T</sub>	4	-	-	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f <sub>test</sub> = 1 MHz)	C <sub>ob</sub>	-	-	500	pF

<sup>2.</sup> Pulse Test: Pulse Width = 5.0  $\mu$ s, Duty Cycle  $\leq$ 10%.

<sup>3.</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\leq$ 2%.




Figure 1. Typical Current Gain Bandwidth Product




Figure 2. Typical Current Gain
Bandwidth Product

### **TYPICAL CHARACTERISTICS**




Figure 3. DC Current Gain, V<sub>CE</sub> = 20 V

Figure 4. DC Current Gain, V<sub>CE</sub> = 20 V

100




Figure 5. DC Current Gain,  $V_{CE} = 5 \text{ V}$ 

**PNP MJL21195 NPN MJL21196** 30 30 2.0 A 2.0 A 1.5 A 25 I<sub>C</sub>, COLLECTOR CURRENT (A) 25 IC, COLLECTOR CURRENT (A) 1.5 A 1.0 A 1.0 A 20 20  $I_B = 0.5 A$  $I_B = 0.5 A$ 15 15 10 10 5.0 5.0  $T_J = 25^{\circ}C$  $T_J=25^{\circ}C$ 0 0 | 20 10 15 25 10 15 25 0 V<sub>CE</sub>, COLLECTOR-EMITTER VOLTAGE (V) V<sub>CE</sub>, COLLECTOR-EMITTER VOLTAGE (V)

Figure 7. Typical Output Characteristics

Figure 8. Typical Output Characteristics

### **TYPICAL CHARACTERISTICS**




Figure 9. Typical Saturation Voltages

Figure 10. Typical Saturation Voltages




Figure 11. Typical Base-Emitter Voltage

Figure 12. Typical Base-Emitter Voltage




Figure 13. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor; average junction temperature and secondary breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.




Figure 14. MJL21195 Typical Capacitance

Figure 15. MJL21196 Typical Capacitance




Figure 16. Typical Total Harmonic Distortion




Figure 17. Total Harmonic Distortion Test Circuit


### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MJL21195	TO-264	25 Units / Rail
MJL21195G	TO-264 (Pb-Free)	25 Units / Rail
MJL21196	TO-264	25 Units / Rail
MJL21196G	TO-264 (Pb-Free)	25 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **PACKAGE DIMENSIONS**

### TO-3BPL (TO-264) CASE 340G-02 **ISSUE J**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	28.0	29.0	1.102	1.142	
В	19.3	20.3	0.760	0.800	
С	4.7	5.3	0.185	0.209	
D	0.93	1.48	0.037	0.058	
E	1.9	2.1	0.075	0.083	
F	2.2	2.4	0.087	0.102	
G	5.45	BSC	0.215 BSC		
Н	2.6	3.0	0.102	0.118	
J	0.43	0.78	0.017	0.031	
K	17.6	18.8	0.693	0.740	
L	11.2 REF		0.411 REF		
N	4.35 REF		0.172 REF		
Р	2.2	2.6	0.087	0.102	
Q	3.1	3.5	0.122	0.137	
R	2.25 REF		0.089	REF	
U	6.3	6.3 REF		0.248 REF	
w	2.8	3.2	0.110	0.125	

- STYLE 2: PIN 1. BASE 2. COLLECTOR 3. EMITTER

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.