


Designer's Data Sheet **TMOS IV Power Field Effect Transistor** N-Channel Enhancement-Mode Silicon Gate

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- Diode is Characterized for Use in Bridge Circuits
- Equivalent to IRFZ30









MAXIMUM BATINGS

 Discrete Fast Recovery Diode Diode is Characterized for Use in Bridge Circuits Equivalent to IRFZ30 		CASE 221A-04 TO-220AB	
AXIMUM RATINGS Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	50	Vdc
	VDGR	50	Vdc
Drain-Gate Voltage (R _{GS} = 1 MΩ)	*DGR		
Drain-Gate Voltage (R _{GS} = 1 MΩ) Gate-Source Voltage	VGS	±20	Vdc
		± 20 30 80	Vdc Adc
Gate-Source Voltage Drain Current — Continuous	V _{GS} I _D	30	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _θ JC	1.67	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	°C

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

TMOS and Designer's are trademarks of Motorola Inc.




ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)

Characte	eristic	Symbol	Min	Max	Unit
FF CHARACTERISTICS			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Drain-Source Breakdown Voltage $(V_{GS} = 0, I_D = 0.25 \text{ mA})$		V(BR)DSS	50	-	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = 0.8 Rated VDSS, VGS = 0, T	Гј = 125°C)	IDSS	_	10 80	μΑ
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{\rm GSR} = 20 \rm Vdc, V_{\rm DS} = 0)$	IGSSR	_	100	nAdc
ON CHARACTERISTICS*					$\overline{\langle \nabla \rangle}$
Gate Threshold Voltage (VDS = VGS, ID = 250 μ A) T _J = 100°C		VGS(th)	2 1.5	4 3.5	Vdc
Static Drain-Source On-Resistance (VG	$_{\rm SS}$ = 10 Vdc, $I_{\rm D}$ = 16 Adc)	^r DS(on)	_	0.05	Ohm
Drain-Source On-Voltage (V _{GS} = 10 V (I_D = 30 Adc) (I_D = 16 Adc, T _J = 100°C)	/)	V _{DS(on)}	É.	1.65 1.4	Vdc
Forward Transconductance (V _{DS} = 15	$5 \text{ V, I}_{\text{D}} = 16 \text{ A}$	^g FS	9		mhos
DRAIN-TO-SOURCE AVALANCHE CHARA	ACTERISTICS	Δ	N		
Unclamped Drain-to-Source Avalanche $(I_D = 80 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^{\circ}\text{C}$ $(I_D = 30 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 25^{\circ}\text{C}$ $(I_D = 12 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 100^{\circ}$	C, Single Pulse, Non-repetitive) C, P.W. ≤ 100 μ s, Duty Cycle ≤ 1%)	WDSR		90 180 70	mJ
DYNAMIC CHARACTERISTICS		<u> </u>	····		<u>,-</u>
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0,	Ciss		1600	pF
Output Capacitance	f = 1 MHz) See Figure 16	Coss		800	
Reverse Transfer Capacitance		Crss		200	
SWITCHING CHARACTERISTICS* $(T_J =$	100°C)				
Turn-On Delaγ Time		^t d(on)		25	ns
Rise Time	$(V_{DD} = 25 \text{ V}, V_{GS} = 0, f = 1 \text{ MHz})$	tr		35	
Turn-Off Delay Time	See Figure 9	td(off)		45	_
Fall Time		tf		35	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} ,	Qg	26 (Typ)	30	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V) See Figures 17 and 18	Qgs	14 (Typ)	Тур) —	_
Gate-Drain Charge		0 _{gd}	12 (Typ)		
SOURCE DRAIN DIODE CHARACTERIST		·····			····
Forward On-Voltage	(I _S = 30 A	V _{SD}		1.6	Vdc
Forward Turn-On Time	$V_{GS} = 0$	ton	Limited	d by stray in	ductance
Reverse Recovery Time		t _{rr}	160 (Typ)		ns
INTERNAL PACKAGE INDUCTANCE	· · · · · · · · · · · · · · · · · · ·				
		Ld			nH
Internal Drain Inductance (Measured from the contact screw) (Measured from the drain lead 0.25)	•	-4	3.5 (Typ) 4.5 (Typ)	-	

*Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION





Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA


The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.


SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.



The power averaged over a complete switching cycle must be less than:








Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.


Device stresses increase with increasing rate of change of source current so dl_s/dt is specified with a maximum value. Higher values of dl_s/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 $R_{\mbox{GS}}$ should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/ μ s.








Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit





Figure 15. Unclamped Inductive Switching Waveforms

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer










Figure 17. Gate Charge versus Gate-to-Source Voltage



 ν_{in} 15 V_{pk}, PULSE WIDTH \leq 100 μs , DUTY CYCLE \leq 10% ----

Figure 18. Gate Charge Test Circuit



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.

MOTOROLA