


# TB6518F

## VIDEO CAMERA CYLINDER MOTOR CONTROLLERS AND CAPSTAN MOTOR CONTROLLERS

The TB6518F is a single-chip IC for video camera cylinder motor controllers and capstan motor controllers. The cylinder section is a soft-switching pre-driver based on a 3-phase full-wave sensorless driver and 180° trapezoidal wave commutation control. The capstan section is a soft-switching pre-driver based on 3-phase full-wave drive and pseudo-sine wave commutation control.


### FEATURES

- Output current : 10 mA (MIN.) (At  $V_{CC} = 3.0$  V)
- Operating voltage :  $V_{CC} = 2.7\sim 5.5$  V
- Motor voltage :  $V_M = 2.7\sim 10$  V




Weight: 0.34 g (Typ.)

## PIN CONNECTION



BLOCK DIAGRAM



## PIN FUNCTION

PIN No.	SYMBOL	FUNCTIONAL DESCRIPTION	PIN No.	SYMBOL	FUNCTIONAL DESCRIPTION
1	YFGout	Cylinder part FG amplifier output terminal	34	H3-	Capstan motor hall element input terminal
2	YFGin	Cylinder part FG input terminal	35	H3+	"
3	CFGout	Capstan part FG amplifier output terminal	36	H2-	"
4	CFGin	Capstan part FG input terminal	37	H2+	"
5	YECR	Cylinder part torque control reference input terminal	38	H1-	Capstan motor hall element input terminal
6	YEC	Cylinder part torque control input terminal	39	H1+	"
7	SU	Cylinder part upper slope voltage terminal	40	CRSF	Capstan part directional control input terminal
8	SL	Cylinder part lower slope voltage terminal	41	CCS	Capstan part current detection input terminal
9	SUL	Cylinder part slope voltage terminal	42	CGND	Capstan part ground terminal
10	YPCI	Cylinder part current feedback phase compensation	43	CPCS	Capstan part switching voltage control output
11	YPCV	Cylinder part voltage feedback phase compensation	44	CPCV	Capstan part voltage feedback phase compensation
12	YGND	Cylinder part ground terminal	45	CPCI	Capstan part current feedback phase compensation
13	YCS	Cylinder part current detection input terminal	46	CTL	Capstan part torque limit
14	YVM	Cylinder motor power voltage terminal	47	CECR	Capstan part torque control reference voltage
15	YM3	Cylinder motor coil terminal	48	CEC	Capstan part torque control input terminal
16	YM2	"	49	NOREG	SW Tr charge removal terminal
17	YM1	"	50	CSW	Capstan part switching pre-driver output terminal
18	YL3	Cylinder motor lower side pre-drive output terminal	51	N / P	NTSC / PAL switch input
19	YL2	"	52	YSTB	Cylinder part stand-by switch input
20	YL1	"	53	FC	Switching comparator's triangular-wave input terminal
21	YU1	Cylinder motor upper side pre-drive output terminal	54	VCC	Power voltage supply terminal for Logic
22	YU2	"	55	YCLK	Cylinder part clock input terminal
23	YU3	"	56	YT1	Cylinder part test mode switch input terminal
24	CL3	Capstan motor lower side pre-driver output terminal	57	YFG	Cylinder part FG wave output terminal
25	CL2	"	58	CFG	Capstan part FG wave output terminal
26	CL1	"	59	YPG	Cylinder part PG wave output terminal
27	CU1	Capstan motor upper side pre-driver output terminal	60	REFO	Amplifier part standard voltage
28	CU2	"	61	GND	FG PG part ground terminal
29	CU3	"	62	REF	FG and PG part reference voltage terminal
30	CM3	Capstan motor coil terminal	63	YFGout	Cylinder part PG amplifier output terminal
31	CM2	"	64	YFGin	Cylinder part PG input terminal
32	CM1	"			
33	CVM	Capstan motor power voltage terminal			

## MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>CC</sub>	6	V
Motor Supply Voltage (Note 1)	V <sub>M</sub>	10	V
Supply Power I / O Voltage (Note 2)	V <sub>SWB</sub>	10	V
Output Terminal Voltage (Note 3)	V <sub>N</sub>	10	V
Input Terminal Voltage (Note 4)	V <sub>I</sub>	-0.3~V <sub>CC</sub> + 0.3	V
Power Dissipation	P <sub>D</sub>	0.95 (Note 5)	W
Operating Temperature	T <sub>opr</sub>	-20~75	°C
Storage Temperature	T <sub>stg</sub>	-55~125	°C

Note 1: Pin No. = 14, 33

Note 2: Pin No. = 50

Note 3: Pin No. = 15, 16, 17, 21, 22, 23, 27, 28, 29, 30, 31, 32

Note 4: Pin No. = 2, 4, 5, 6, 13, 41, 46, 47, 48, 49, 51, 52, 53, 55, 56, 62, 64

Note 5: Element

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, V<sub>CC</sub> = 3.0 V)

## Cylinder part

No.	CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
1	Supply Current (1)	I <sub>CC (1)</sub>	1	Shared use of the cylinder area and capstan area during operations	—	15	20	mA
2	Supply Current (2)	I <sub>CC (2)</sub>	1	During STB, during STOP (CAP)	—	6.1	12	mA
3	ECR Voltage	V <sub>ECR</sub>	1		1.3	1.5	1.7	V
4	Torque Control Input Current	Y <sub>IEC</sub>	1	YEC = 0 V	-5	-2	—	μA
5	Torque Control Input Offset Voltage	ΔEC	2		-100	50	100	mV
6	I / O Gain	Y <sub>Gio</sub>	2		0.13	0.15	0.17	
7	Maximum Output Voltage	Y <sub>CSmax</sub>	2	R <sub>YCS</sub> = 0.27 Ω	145	168	183	mV
8	Lower Side Output Voltage (1)	V <sub>L (1)</sub>	3	YCS = 54 mV	0.2	0.4	0.6	V
9	Lower Side Output Voltage (2)	V <sub>L (2)</sub>	3	YECR = 1.5 V, YEC = 0 V	0.45	0.66	0.85	V
10	Upper Side Drive Current	I <sub>U</sub>	4		—	—	-10	mA
11	Lower Side Drive Current	I <sub>L</sub>	4		10	—	—	mA

## Cylinder area


No.	CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
12	FG Amplifier Gain	G <sub>FG</sub>	5	V <sub>p-p</sub> = 1.5 mV, f = 1 kHz	45	—	—	dB
13	YFG High Level	YFG (H)	6	I <sub>YFG</sub> = -100 μA	1.0	2.8	—	V
14	YFG Low Level	YFG (L)	6	I <sub>YFG</sub> = 100 μA	—	0.1	1.5	V
15	PG Amplifier Gain	G <sub>PG</sub>	5	V <sub>p-p</sub> = 1.5 mV, f = 1 kHz	45	—	—	dB
16	PG Amplifier Offset Voltage	ΔPG <sub>in</sub>	6		0.4	0.5	0.6	V
17	YPG High Level	YPG (H)	6	I <sub>YPG</sub> = -100 μA	1.0	2.8	—	V
18	YPG Low Level	YPG (L)	6	I <sub>YPG</sub> = 100 μA	—	0.1	1.5	V
19	Stand-By Voltage	STB <sub>on</sub>	7		2.0	—	—	V
20	Stand-By Release Voltage	STB <sub>off</sub>	7		—	—	0.8	V
21	Stand-By Input Current	I <sub>STB</sub>	7	V <sub>STB</sub> = 0 V	-100	-30	—	μA
22	Amplifier Reference Voltage	V <sub>REF</sub>	2		1.0	1.24	1.5	V
23	Current Leak when Mains Power Off	I <sub>ML</sub>	8	YVM = 6 V	—	0.1	10	μA
24	Output Idle Voltage	YCS <sub>idle</sub>	2	R <sub>YCS</sub> = 0.27 Ω	—	0	5	mV
25	NTSC Operating Input Voltage	V <sub>NTSC</sub>	6		2.0	—	—	V
26	PAL Operating Input Voltage	V <sub>PAL</sub>	6		—	—	0.5	V
27	N / P Terminal Input Current	I <sub>N/P</sub>	6	V <sub>N/P</sub> = 3 V	—	114	200	μA

## Capstan area

No.	CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
28	Torque Control Input Current	CI <sub>EC</sub>	9	CEC = CECR = 1.5 V	-2	-1	—	μA
29	Torque Control Reference Voltage	CECR	9		1.3	1.5	1.7	V
30	Torque Control Input Voltage	CEC	10		0.2	—	2.8	V
31	Output Maximum Voltage	CCS <sub>max</sub>	10	R <sub>CCS</sub> = 0.34 Ω	0.19	0.23	—	V
32	Torque Control I / O Gain	CG <sub>io</sub>	10		0.21	0.24	0.27	
33	Output Idle Voltage	CCS <sub>idle</sub>	10		—	0	4	mV
34	Torque Control Input Offset	CEC <sub>ofs</sub>	10		-100	41	100	mV
35	Torque Control Dead Zone	CEC <sub>dz</sub>	10		30	82	130	mV
36	Low Side V <sub>CE</sub> Voltage (1)	CVLL (1)	11	CCS = 60 mV	0.22	0.29	0.50	V
37	Low Side V <sub>CE</sub> Voltage (2)	CVLL (2)	11	CEC = 0 V, CTL = 1.0 V	0.40	0.54	0.80	V

No.	CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
38	Hall Element Permissible Input Voltage	Hin	12		1.2	—	1.5	V
39	Hall Element Input Conversion Offset	Hofs	13		-8	-4.7	8	mV
40	TL-CS Offset	TLoFs	14	CTL = 20 mV	6	9.5	14	mV
41	Forward Rotation Control Voltage	Vf	15		—	—	0.5	V
42	Stop Control Voltage	Vs	15		1.2	—	2.0	V
43	Reverse Rotation Control Voltage	Vr	15		2.7	—	—	V
44	Ripple Cancel Rates	R	16	CCS = 60 mV	8	11.5	18	%
45	Upper Side Drive MAX Current	Cl <sub>U</sub>	17		10	16	—	mA
46	Low Side Drive MAX Current	Cl <sub>L</sub>	17		—	-12	-8	mA
47	SW Power Voltage Input Offset	CSWofs	18		-20	13	20	mV
48	SW Power Voltage Control Output Gain	CGPCS	19		6	8	10	
49	SW Power Voltage Control Output Voltage (1)	VUD (1)	19	CEC = CECR, CPCS = 1.7 V	0.28	0.34	0.6	V
50	SW Power Voltage Control Output Voltage (2)	VUD (2)	19	CEC = 0 V	—	0	0.1	V
51	SW Power Voltage Output MAX Current	Cl <sub>SWB</sub>	19	CEC = 0 V	10	20	—	mA
52	FG Amplifier Loop Gain	CGFG	20	External 1 k $\Omega$ , 220 k $\Omega$ Input 3 mV <sub>p-p</sub> , 1 kHz	43	46	—	dB
53	FG Amplifier Output Voltage High Level	CFG <sub>H</sub>	20		2.7	3.0	—	V
54	FG Amplifier Output Voltage Low Level	CFG <sub>L</sub>	20		—	0.0	0.5	V
55	V <sub>M</sub> Under Limit	CV <sub>ML</sub>	21		1.13	1.45	1.88	V
56	V <sub>M</sub> Short Protection	CV <sub>MS</sub>	21		0.26	0.49	1.00	V
57	SW Output Enforced ONEC Voltage	SWEC	19		—	—	0.6	V
58	NOREG Terminal Current	I <sub>REG</sub>	18		—	0	2.0	$\mu$ A

## TEST CIRCUIT 1. $I_{CC(1)}$ , $I_{CC(2)}$ , $V_{ECR}$ , $YI_{EC}$



### No. 1 $I_{CC(1)}$

Set  $YSTB = 0\text{ V}$ ,  $YEC = 0\text{ V}$ ,  $YECR = 1.5\text{ V}$ ,  $CEC = 0\text{ V}$ ,  $CECR = 1.5\text{ V}$  and  $CRSF = 0\text{ V}$  and then measure the current flowing into the VCC terminal.

### No. 2 $I_{CC(2)}$

Set  $YSTB = 3\text{ V}$ ,  $YEC = YECR = 1.5\text{ V}$ ,  $CEC = CECR = 1.5\text{ V}$  and  $CRSF = \text{OPEN}$  and then measure the current flowing into the VCC terminal.


### No. 3 $V_{ECR}$

Measure the potential of pin (5).

### No. 4 $YI_{EC}$




## TEST CIRCUIT 2. $\Delta EC$ , $Y_{G_{io}}$ , $Y_{CS_{max}}$ , $Y_{CS_{side}}$ , $V_{REF}$



### No. 5 $\Delta EC$ , No. 6 $Y_{G_{io}}$ , No. 7 $Y_{CS_{max}}$ , No. 24 $Y_{CS_{side}}$

Set  $Y_{ECR} = 1.5$  V, change  $Y_{EC}$  from 0 V to 3 V and then measure the potential of pin (13).




$$\Delta EC = V_{EC} - V_{ECR} \quad (V_{CS} \approx 0 \text{ V})$$

$$Y_{G_{io}} = \frac{V_{CS1} - V_{CS2}}{0.1 \text{ V}}$$

### No. 22 $V_{REF}$

Apply 3.0 V to the  $V_{CC}$  and then measure the voltage of the  $REFO$  terminal.


**TEST CIRCUIT 3.  $V_L(1)$ ,  $V_L(2)$**



**No. 8  $V_L(1)$ , No. 9  $V_L(2)$**


Change the YSTB terminal from H to L with  $YMI = 0\text{ V}$ ,  $YM2 = 6\text{ V}$  and  $YM3 = 6\text{ V}$  and then enter the following clock counts into the YCLK terminal in order to set the drive angle.

Connect the  $YM1$ ,  $YM2$  and  $YM3$  terminals to PWTR after setting the drive angle and then carry out the measurement.



CLOCK	80	150	270
Terminal	YM3	YM1	YM2

## TEST CIRCUIT 4. $I_U, I_L$




### No. 10 $I_U$ , No. 11 $I_L$

Change the YSTB terminal from H to L and then enter the following clock counts into the YCLK terminal in order to set the drive angle.

CLOCK	50		105		200	
Terminal	YU1	YL3	YU2	YL1	YU3	YL2
SW1	0 V	2 V	0 V	2 V	0 V	2 V
SW2	5 V	6 V	5 V	6 V	5 V	6 V

**TEST CIRCUIT 5. G<sub>FG</sub>, G<sub>PG</sub>**



**No. 12 G<sub>FG</sub>**

Set the SW to FG, measure  $V_o$  when  $V_{in} = 1.5 \text{ mV}_{p-p}$  at 1 kHz and acquire  $G_{FG} = 20 \log (V_o / V_{in})$ .


**No. 15 G<sub>PG</sub>**

Set the SW to PG, measure  $V_o$  when  $V_{in} = 1.5 \text{ mV}_{p-p}$  at 1 kHz and acquire  $G_{PG} = 20 \log (V_o / V_{in})$ .



**No. 16  $\Delta$ PGin**

Set SW3 on, input a 10 kHz square wave from fPGin, set the fPGin  $V_{p-p}$  to 1.2 V ( $\Delta$ PGin = 0.6 V) and confirm that the YPG terminal is operating.  
 Also, set  $V_{p-p}$  to 0.8 V ( $\Delta$ PGin = 0.4 V) and confirm that the YPG terminal is not operating.



**No. 17 YPG (H)**


Measure the potential of YPG when a current of  $I_{YPG} = -100\ \mu\text{A}$  is flowing after 2 V has been applied to YPGin and YPG has been set at H.

**No. 18 YPG (L)**

Measure the potential of YPG when a current of  $I_{YPG} = 100\ \mu\text{A}$  is flowing after 0 V has been applied to YPGin and YPG has been set at L.

**No. 25  $V_{NTSC}$ , No.26  $V_{PAL}$**


Confirm that 1.21 V is being applied to the YSUL terminal and that the voltage of the YSL terminal changes when the voltage applied to the N / P terminal is changed from 0.5 V to 2.0 V.



**No. 27  $I_{N/P}$**

Apply 3.0 V to the N / P terminal and measure the current flowing into the terminal.


## TEST CIRCUIT 7. $STB_{on}$ , $STB_{off}$ , $I_{STB}$



### No. 19 $STB_{on}$ , No. 20 $STB_{off}$

Change  $V_{STB}$  from 0 V to 3 V, and then from 3 V to 0 V, and measure  $V_{PCV}$ .


$V_{STB}$  becomes  $STB_{on}$  when  $V_{PCV}$  changes from H to L, and becomes  $STB_{off}$  when  $V_{PCV}$  changes from L to H.



### No. 21 $I_{STB}$

Measure  $I_{STB}$  when  $V_{STB} = 0$  V

## TEST CIRCUIT 8. $I_{ML}$




### No. 23 $I_{ML}$

Measure the current that flows into pin (14) when  $YVM = 6\text{ V}$ .



**TEST CIRCUIT 9.  $C_{IEC}$ ,  $C_{ECR}$**



**No. 28  $C_{IEC}$**


Measure the current that flows into the CEC terminal with  $C_{EC} = 1.5\text{ V}$  and  $C_{ECR} = 1.5\text{ V}$ .

**No. 29  $C_{ECR}$**

Measure the voltage of the CECR terminal.




**TEST CIRCUIT 11. CVLL (1), CVLL (2)**




**No. 36 CVLL (1), No. 37 CVLL (2)**

Perform the settings laid out in the table below and measure the potential of the CM1, CM2 and CM3 terminals when the CEC voltage is adjusted to CCS = 0.06 V and when CEC = 0 V.

	H1+	H2+	H3+	TEST TERMINAL
Setting 1	H	L	M	CM1
Setting 2	M	H	L	CM2
Setting 3	L	M	H	CM3




**TEST CIRCUIT 12. Hin**




**No. 38 Hin**

Perform the settings laid out in the table below and then measure the voltage range of the  $I_{Hin}$  that does change rapidly in accordance with changes in the  $H_{in}$ .

	H1+	H1-	H2+	H2-	H3+	H3-
Setting 1	Hin	Hin	HM	M	L	M
Setting 2	L	M	Hin	Hin	HM	M
Setting 3	HM	M	L	M	Hin	Hin




**TEST CIRCUIT 13. Hofs**




**No. 39 Hofs**

Perform the settings laid out in the table below and then measure the hall element input conversion offset.

	H1+	H2+	H3+	OFFSET MEASUREMENT
Setting 1	Ho	HM	L	$\Delta V_{M1} = 0$ difference between H1+ and H2+
Setting 2	L	Ho	HM	$\Delta V_{M2} = 0$ difference between H2+ and H3+
Setting 3	HM	L	Ho	$\Delta V_{M3} = 0$ difference between H3+ and H1+




**TEST CIRCUIT 14. TLofs**




**No. 40 TLofs**

Measure the potential differential (CTL-CCS) of the CTL and CCS terminals when CTL = 0.02 V.




## TEST CIRCUIT 15. $V_f$ , $V_s$ , $V_r$




### No. 41 $V_f$ , No. 42 $V_s$ , No. 43 $V_r$

Change CRSF from 0 V to 3.5 V, acquire the characteristics indicated in the following diagram and measure the threshold voltage.



## TEST CIRCUIT 16. R




### No. 44 R

Adjust the CEC voltage so that CCS becomes 0.06 V with H1+ = 1.525 V and H2+ = 1.525 V, and then measure CCS (CS<sub>L</sub>) when H1+ = 1.525 V and H2+ = 1.525 V and CCS (CS<sub>H</sub>) when H1+ = 1.55 V and H2+ = 1.5 V.

$$\text{Then acquire : } R = \frac{CS_H - CS_L}{CS_L}$$



**TEST CIRCUIT 17.  $C_{IU}$ ,  $C_{IL}$**




**No. 45  $C_{IU}$ , No. 46  $C_{IL}$**

Perform the settings laid out in the table below and then measure the current that flows into the  $C_{U1}$ ,  $C_{U2}$  and  $C_{U3}$  terminals, and the  $C_{L1}$ ,  $C_{L2}$  and  $C_{L3}$  terminals.


	H1+	H2+	H3+	M1, M2, M3	TEST TERMINAL
Setting 1	L	H	M	GND	$C_{U1}$
Setting 2	M	L	H	GND	$C_{U2}$
Setting 3	H	M	L	GND	$C_{U3}$
Setting 4	H	L	M	$V_M$	$C_{L1}$
Setting 5	M	H	L	$V_M$	$C_{L2}$
Setting 6	L	M	H	$V_M$	$C_{L3}$

**TEST CIRCUIT 18. CSWofs, I<sub>REG</sub>**



**No. 47 CSWofs**


Set SPCS = 1.7 V, change FC from 0 V to 3.0 V and measure the potential difference (FC – CPCS) of the FC terminal and the CPCS terminal when CSW changes from high to low.



**No. 58 I<sub>REG</sub>**


Measure the current of the NOREG terminal when 6 V is applied with CVM = 6 V and FC = 1.8 V, and with the CSW terminal open.

**TEST CIRCUIT 19. CG<sub>P</sub>CS, VUD (1), VUD (2), Cl<sub>SWB</sub>, SWEC**



**No. 48 CG<sub>P</sub>CS, No. 49 VUD (1), No. 50 VUD (2)**


Set CEC = 0 V, change CM1 from 6 V to 5 V and measure the potential difference (CVM – CM1) of the CVM terminal and the CM1 terminal when the potential of the CPCS terminal becomes 1.7 V.  
 Set CEC = CECR = 1.5 V, perform the same measurements as outlined below and acquire the characteristics indicated in the diagram below.




$$CG_{P}CS = \frac{2.0\text{ V} - 1.5\text{ V}}{\Delta (CVM - CM1)}$$

**No. 51 Cl<sub>SWB</sub>, No. 57 SWEC**

Set FC = 1.7 V, CEC = 0 V and CM1 = 6 V and measure the current that flows into the CSW terminal. Apply 10 mA to the CSW terminal, apply voltage to the CEC terminal and acquire the characteristics indicated in the diagram on the right-hand side.



**TEST CIRCUIT 20. CG<sub>FG</sub>, CFG<sub>H</sub>, CFG<sub>L</sub>**




**No. 52 CG<sub>FG</sub> No. 53 CFG<sub>H</sub> No. 54 CFG<sub>L</sub>**


Set CFG<sub>out</sub> = V<sub>o</sub> and measure V<sub>o</sub> when V<sub>in</sub> = 3 mV<sub>p-p</sub> at 1 kHz.

$$\text{Then acquire : } CG_{FG} = 20 \log \frac{V_o}{V_{in}}$$

Also, acquire the characteristics indicated in the diagram below and then measure the high level potential and low level potential of the CFG terminal's output wave form.




**TEST CIRCUIT 21.  $CV_{ML}$ ,  $CV_{MS}$**



**No. 55  $CV_{ML}$  No. 56  $CV_{MS}$**




Change CVM from 2 V to 0 V, acquire the characteristics indicated in the following diagram and measure the threshold voltage.



## PACKAGE DIMENSIONS

LQFP64-P-1010-0.50A

Unit: mm



Weight: 0.34 g (Typ.)

**RESTRICTIONS ON PRODUCT USE**

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.